IBM Docket No. RPS920010127US1 - PATENT,

#3/4-2003 #3/4-2003

by the United States Patent and Trademark Office

Date: April 8, 2002

In re Application of: R. T. Bailis, et al.

Serial Number: 10/016,449

Filed: Dec. 10, 2001

METHOD AND SYSTEM FOR USE OF A FIELD PROGRAMMABLE GATE ARRAY (FPGA)

FUNCTION WITHIN AN APPLICATION SPECIFIC INTEGRATED CIRCUIT (ASIC) TO

ENABLE CREATION OF A DEBUGGER CLIENT WITHIN THE ASIC

Group Art Unit: 2133

RECEIVED

APR 1 8 2002

Assistant Commissioner of Patents Washington, DC 20231

Technology Center 2100

TRANSMITTAL OF FORMAL DRAWINGS

Attached please find formal drawings (3 sheets) for the above-identified application.

Respectfully submitted,

Joselyn 4 bock burn
Joscelyn G. Cockburn

Attorney of Record, Reg. No:

27,069

IBM

9CCA/B002

Corporation

P.O. Box 12195

Research Triangle Park, NC 27709 Telephone: 919-543-9036 Fax: 919-254-2649

Certificate of Mailing (37 CFR 1.8a)

I hereby certify this paper (along with any paper referred to as being attached or enclosed) is being deposited with the United States Postal Service on the date shown below with sufficient postage as first class mail in an envelope addressed to: Commissioner of Patents and Trademarks; Washington, DC 20231

Date:

April 11, 2002

Karen Örzechowski